4
S
0
┰
∞
တ
ത

Deepak Mehta et al.

		EAST SEARCH	10/3/2006
L# Hi	Hits S	Search String	Databases
S1	2 6,	6,282,131.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S2	14 (n	(memory near2 compiler\$1) with (memory near2 instance\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
) S3	_	memory near2 compiler\$1) with charcaterization	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	10 (1	memory near2 instance\$1) with compilable	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	81 (n	memory near2 instance\$1) with (parameter\$1 or parametric)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
•	<u> </u>	memory near2 instance\$1) with ((data near2 point\$1) or data)	USPAT; EPO; JPO;
	_	memory near2 compiler\$1) with (parameter\$1 or parametric)	USPAT; EPO; JPO; DERWENT;
	_	(memory near2 compiler\$1) with ((data near2 point\$1) or data)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S9 18	1880 S.	S2 or S4 or S5 or S6 or S7 or S8	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
_		S9 and (memory with (MUX near2 factor\$1))	JPO; DERWENT;
		S9 and (MUX near2 factor\$1)	DERWENT;
		S9 and (memory with ((parametric near2 dataset\$1) or dataset\$1))	<u>8</u>
		S9 and (congruent near2 (memory near2 instance\$1))	
		S9 and (congruent with (memory near2 instance\$1))	8
S15 1	16 SS	S9 and (scale near2 factor\$1)	USPAT; EPO; JPO; DERWENT;
		9 and ((scale near2 factor\$1) near2 interpolat\$3)	JPO; DERWENT; IBM
		9 and (memory near2 timing)	JPO; DERWENT;
		S9 and (memory with ((access or cycle) near2 time))	EPO; JPO; DERWENT; IBM
		S17 and S18	USPAT; EPO; JPO; DERWENT;
		S9 and (MUX-4 or MUX-8 or MUX-16 or MUX-32)	JPO; DERWENT;
S21 17	176 SS		USPAT; EPO; JPO; DERWENT;
		S9 and ((scale near2 factor\$1) with interpolat\$3)	EPO; JPO; DERWENT;
		S17 and S21	USPAT; EPO; JPO; DERWENT; I
		S18 and S21	DERWENT; IBM
		S9 and ((memory near2 compiler\$1) with simulat\$3)	EPO; JPO;
		S9 and ((memory near2 compiler\$1) with technolog\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		S9 and ((memory with technolog\$3) with ("1.0" or "0.8" or "0.6" or "0.2"))	US-PGPUB; USPAT; EPO; JPO;
S28 4		S9 and ((design near2 rule\$1) or foundry-specific or rule-specific or process-specific or process	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_
	150 S1	S10 or S11 or S12 or S15 or S19 or S22 or S23 or S24 or S25 or S26 or S27 or S28 or S2 or S	US-PGPUB; USPAT; EPO; JPO; DERWENT;
	_	(memory near2 compiler\$1) with characterization	USPAT; EPO; JPO; DERWENT;
	_	memory near2 compiler\$1) with (memory near2 instance\$1)	DERWENT;
	10 T	memory near2 instance\$1) with compilable	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
_	_	memory near2 instance\$1) with (parameter\$1 or parametric)	USPAT; EPO; JPO;
_	628 (r	memory near2 instance\$1) with ((data near2 point\$1) or data)	USPAT; EPO; JPO; DERWENT;
	_	memory near2 compiler\$1) with (parameter\$1 or parametric)	USPAT; EPO; JPO; DERWENT; IBM
6	_	memory near2 compiler\$1) with ((data near2 point\$1) or data)	USPAT; EPO; JPO; DERWENT; IBN
S37 188	880	S31 or S32 or S33 or S34 or S35 or S36	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

S38	- ,	S37 and (memory with (MUX near2 factor\$1))	USPAT; EPO; JPO; DERWENT; IBM
833	_		USPAT; EPO; JPO; DERWENT; IBM_
S40	7	S37 and (memory with ((parametric near2 dataset\$1) or dataset\$1))	USPAT; EPO; JPO; DERWENT; IBM_
S41	16	S37 and (scale near2 factor\$1)	USPAT; EPO;
S42	<u>5</u>	S37 and (memory near2 timing)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S43	220	S37 and (memory with ((access or cycle) near2 time))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S44	37	S42 and S43	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S45	176	S37 and ((memory near2 instance\$1) with (ROM or ((static or dynamic) near2 RAM) or EPRON	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S46	4	S37 and ((scale near2 factor\$1) with interpolat\$3)	DERWENT;
S47	22	S42 and S45	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S48	4	S43 and S45	USPAT; EPO; JPO; DERWENT;
S49	2	S37 and ((memory near2 compiler\$1) with simulat\$3)	DERWENT;
S50	4	S37 and ((memory near2 compiler\$1) with technolog\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S51	_	S37 and ((memory with technolog\$3) with ("1.0" or "0.8" or "0.6" or "0.2"))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S52 ·	44	S37 and ((design near2 rule\$1) or foundry-specific or rule-specific or process-specific or proces	DERWENT;
S54	6324	(memory near2 characteriz\$5)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S55	4	S54 and (memory near2 compiler\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S56	248	S54 and (memory near2 instance\$1)	
S57	286	S55 or S56 ·	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S58	_	S37 and (multiplex\$3 near2 factor\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S59	7	S57 and (multiplex\$3 near2 factor\$1)	DERWENT;
Se0	37	ξ	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S61	18	S57 and (memory with ("1.0" or "0.8" or "0.6" or "0.2"))	DERWENT;
S62	9	S55 and S56	DERWENT;
S63	86	S55 or S58 or S59 or S60 or S61 or S62	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S53	150	S38 or S39 or S40 or S41 or S44 or S46 or S47 or S48 or S49 or S50 or S51 or S52 or S31 or	; USPAT; EPO; JPO; DERWENT; IBM_
S64	78	(memory near2 compiler\$1) with (memory near2 instance\$1)	USPAT; EPO; JPO; DERWENT;
S66	5	(memory near2 instance\$1) with (parameter\$1 or parametric)	; USPAT; EPO; JPO; DERWENT; IBM_
S65	13	(memory near2 instance\$1) with compilable	
267	2088	(memory near2 instance\$1) with ((data near2 point\$1) or data)	; USPAT; EPO; JPO; DERWENT; IBM_
S68	સ	(memory near2 compiler\$1) with (parameter\$1 or parametric)	; USPAT; EPO; JPO; DERWENT; IBM_
S69	220	(memory near2 compiler\$1) with ((data near2 point\$1) or data)	EPO;
S70	2416	S64 or S65 or S66 or S67 or S68 or S69	; USPAT; EPO; JPO; DERWENT; IBM_
S71		S70 and (memory with (MUX near2 factor\$1))	; USPAT; EPO; JPO; DERWENT; IBM_
S72	-	S70 and (MUX near2 factor\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S73	7	S70 and (memory with ((parametric near2 dataset\$1) or dataset\$1))	USPAT; EPO;
S74	23	S70 and (scale near2 factor\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S75	120	S70 and (memory near2 timing)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S76	299	S70 and (memory with ((access or cycle) near2 time))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
211	4	S75 and S76	USPAT; EPO; JPO; DERWENT;
878	268	S70 and ((memory near2 instance\$1) with (ROM or ((static or dynamic) near2 RAM) or EPRON US-PGPUB;	USPAT; EPO; JPO; DERWENT; IBM_
879	4	S70 and ((scale near2 factor\$1) with interpolat\$3)	USPAT; EPO; JPO; DERWENT;
S80	52	S75 and S78	USPAT; EPO; JPO; DERWENT; IBM
S82	2	S70 and ((memory near2 compiler\$1) with simulat\$3)	US-PGPUB; USPAT, EPO; JPO; DERWENT; IBM_TDB

DERWENT, IBM_TDB DERWENT, IBM_TDB DERWENT, IBM_TDB DERWENT, IBM_TDB DERWENT, IBM_TDB DERWENT, IBM_TDB	WENT; IBM_TDB WENT; IBM_TDB		Abstract
USPAT; EPO; JPO; USPAT; EPO; JPO; USPAT; EPO; JPO; USPAT; EPO; JPO; USPAT; EPO; JPO; USPAT; EPO; JPO; USPAT; EPO; JPO;	US-PGPUB; USPAT, EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT, EPO; JPO; DERWENT; IBM_TDB USPAT USPAT USPAT USPAT	10/3/2006	ssue Date Current OR 20060928 714/726 20060914 365/201 20060914 365/201 20060824 702/117 20060824 365/94 20060810 717/151 20060810 717/151 20060901 711/128 20060901 711/128 20060902 365/185.33 20050915 716/3 20050915 711/120 20050917 711/147 20050317 711/147 20050317 711/135 20050317 716/18
11 S70 and ((memory near2 compiler\$1) with technolog\$3) 19 S76 and S78 2 S70 and ((memory with technolog\$3) with ("1.0" or "0.8" or "0.6" or "0.2")) 51 S70 and ((design near2 rule\$1) or foundry-specific or rule-specific or process-specific or process US-PGPUB; 4 S86 and S79 23 S86 and S74 59 or S73 or S77 or S79 or S80 or S81 or S82 or S83 or S84 or S85 or S64 or 10.8-PGPUB;	9835 (memory near2 compiler\$1) or (memory near2 instance\$1) 46 1 and (compiler with (characteriz\$3 or characterization)) 2 2 and ((sampl\$3 with combination) or ((set or subset) with combination)) 13 2 and (select\$3 with (combination or set or subset)) 1 2 and (interpolat\$3 with instance) 1 2 and (("black box" or "white box") near2 model) 1 3 or 4 or 5 or 6	Deepak Mehta et al. EAST SEARCH	Results of search set S61 Document Kind Codes Title US 20060213825 A1 Integrated circuit margin stress test system US 20060190208 A1 System and method for testing a memory US 20060190208 A1 System and method for testing a memory US 2006017429 A1 Building a wavecache US 200601743 A1 Tennary cam with software programmable cache policies US 20060114330 A1 Electronic camera that reduces processing time by performing different processes in parallel US 2006001743 A1 Tennary cam with software programmable cache policies US 20060071743 A1 Electronic camera that reduces processing time by performing different processes in parallel US 2006007180 A1 Electronic camera that reduces processing time by performing different processes in parallel US 2006007222 A1 Method and device for transmission with reduced crosstalk US 20060071756 A1 Data communications device, data communications system, document display method with vide US 200500128818 A1 Memory compiler with ultra low power feature and method of use US 200501149891 A1 Memory compiler with ultra low power feature and method of use US 2005011480 A1 Tightity coupled and scalable memory and execution unit architecture US 2005011480 A1 Tightity coupled and scalable memory and execution unit architecture US 20050104372 A1 Data processor having cache memory US 2005010472 A1 Data processor having cache memory US 2005010472 A1 Data processor having cache memory and secution unit architecture US 20050106050 A1 General purpose memory compiler system and associated methods US 20050005505 A1 General purpose memory compiler system and associated methods US 20050005505 A1 General purpose memory analys US 20050005050 A1 General purpose memory analys US 2005000308156 A1 Design method for essentially digital systems and components thereof and essentially digital sys
\$83 \$84 \$85 \$88 \$88 \$88 \$88	12 12 13 15 15 15 15 15 15 15 15 15 15 15 15 15	9981954	Results Docume US 2006

20041028 711/138 20041014 711/103 20041014 365/185.29 20041014 365/185.01 20041007 365/202 20040805 365/200 20040805 365/200 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20031204 707/1 20031204 707/1 20031092 716/2 20031092 716/2 20030821 382/154 20030805 365/185.09 20030102 365/185.09 20021128 365/185.22 200201128 365/185.22 200201128 365/185.22 200201128 365/185.22 200201128 365/185.22 200201128 365/185.22 200201128 365/185.22 200201120 365/185.22 2002031 711/105 20020131 711/105 20011206 365/185.2	2001101 711/123 20010816 711/154 20060926 714/763 20060926 382/154 20060829 365/185.29 2006082 257/319 20060815 714/5 20060801 717/151 20060704 714/733
Method for use of ternary cam to implement software programmable cache policies Memory device Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device Semiconductor memory device Memory module and method for operating a memory module in a data memory system Optimized execution of software objects generated from a hardware description Global analysis of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Method for composing memory on programmable platform devices to meet varied memory Data communications device, data communications system, document display method with vide Method, article of manufacture and apparatus for performing automatic intermodule call linkage o Memory model for a run-time environmenty Data processor having cache memory Gate array core cell for VLSI ASIC devices Method and apparatus for rectifying a stereoscopic image Write-barrier maintenance in a garbage collector Semiconductor memory device Redundancy circuit and method for replacing defective memory cells in a flash memory device REDUNDANCY CIRCUIT AND METHOD FOR FLASH MEMORY DEVICES Nonvolatile semiconductor memory device System and method for redundancy implementation in a semiconductor device System and method for redundancy implementation in a semiconductor device System and method for redundancy implementation in a semiconductor device System and method for redundancy implementation in Streaming memory controller Method and system for distributed testing of electronic devices Processor with cache control Dynamically-tunable memory	Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device System and method for providing adjustable read margins in a semiconductor memory Method of and apparatus for rectifying a stereoscopic image Nonvolatile semiconductor memory device Electrically-alterable non-volatile memory cell Embedded test and repair scheme and interface for compiling a memory assembly with redunda Method, article of manufacture and apparatus for performing automatic intermodule call linkage of Compilable address magnitude comparator for memory array self-testing
US 20040215893 A1 US 20040205290 A1 US 20040202025 A1 US 20040202019 A1 US 20040151038 A1 US 20040151038 A1 US 20040117168 A1 US 20040117169 A1 US 20040117169 A1 US 20040117169 A1 US 20040117169 A1 US 2004011690 A1 US 2004011690 A1 US 2004011690 A1 US 20030192013 A1 US 2003010379 A1 US 2003010379 A1 US 2003010379 A1 US 2003010379 A1 US 20030156751 A1 US 20030156751 A1 US 2003016575 A1 US 2003016577 A1 US 2003016577 A1 US 2003016577 A1 US 200301657 A1 US 20020131320 A1 US 20020131320 A1 US 20020042897 A1 US 20020042897 A1 US 20020035671 A1 US 20020033881 A1 US 20020033881 A1 US 200200332 A1	2001003089 20010014933 7114118 B1 7113632 B2 7099199 B2 7095076 B1 7093156 B1 7093156 B1 7093156 B1

711/153 365/154 365/201 711/108 365/63 702/117	20060321 707/206 20060321 707/206 20060307 348/333.01 20060221 365/94 20060131 365/201		20050208 365/63 20050201 365/206 20050125 711/129 20050111 365/185.18 20041228 711/169 20040914 365/185.29 20040907 365/185.08		
Memory model for a run-time environment Wordline-based source-biasing scheme for reducing memory cell leakage Memory compiler redundancy Method for use of ternary CAM to implement software programmable cache policies Partitioned source line architecture for ROM System and method for testing a memory	Nonvolatile semiconductor memory device Multi-threaded garbage collector employing cascaded memory arrays of task identifiers to impler Data communications device, data communications system, document display method with vide Methods and apparatuses for a ROM memory array having a virtually grounded line Methods and apparatuses for test circuitry for a dual-polarity non-volatile memory cell	Method for composing memory on programmable platform devices to meet varied memory requivantable column redundancy region boundaries in SRAM Reconfigurable memory arrays Write-barrier maintenance in a garbage collector Semiconductor memory device having a resistance adjustment unit Tightly coupled and scalable memory and execution unit architecture Method and system for distributed testing of electronic devices	Methods and apparatuses for a ROM memory array having twisted source or bit lines Memory cell sensing with low noise generation Data processor having cache memory Methods and apparatuses for maintaining information stored in a non-volatile memory cell Independent sequencers in a DRAM control structure Nonvolatile semiconductor memory device Electrically-alterable non-volatile memory cell Gate array core cell for VI SI ASIC Advices	Gate array core cell for VLSI ASIC devices Nonvolatile semiconductor memory apparatus Nonvolatile semiconductor memory apparatus Method and apparatus for facilitating process-compliant layout optimization System and method for memory characterization Semiconductor device having a high-speed data read operation Semiconductor memory with multiple timing loops Memory with vectorial access Event based semiconductor test system Compilable address magnitude comparator for memory array self-testing Realtime parallel processor system for transferring common information among parallel processor Memory management table producing method and memory device	Memory device generator for generating memory devices with redundancy Built-in precision shutdown apparatus for effectuating self-referenced access timing scheme Redundancy circuit and method for replacing defective memory cells in a flash memory device Data processor having cache memory System and method for increasing performance in a compilable read-only memory (ROM) SRAM emulator Optimized virtual memory management for dynamic data types Redundancy circuit and method for flash memory devices
US 7073033 B2 US 7061794 B1 US 7046561 B1 US 7039756 B2 US 7035129 B1 US 7031866 B1	US 704026 B2 US 7016923 B2 US 7009650 B2 US 7002827 B1 US 6992938 B1	US 6966044 B2 US 6944075 B1 US 6934174 B2 US 6931423 B2 US 6928000 B2 US 6895452 B1 US 6895328 B2	US 6853572 B1 US 6850446 B1 US 6848027 B2 US 6842375 B1 US 6836831 B2 US 6781882 B2 US 678574 B1	US 6/65245 B2 US 6747902 B2 US 6745372 B2 US 6738953 B1 US 6735120 B2 US 671092 B1 US 6704834 B1 US 6678643 B1 US 6658610 B1 US 665712 B2	US 6598190 B1 US 6597629 B1 US 6594177 B2 US 6587927 B2 US 6587364 B1 US 6584036 B2 US 6578129 B1 US 6563732 B2

	19990928 365/185.29 19990907 365/185.22 19990713 365/230.08 19990629 365/185.18 19981208 711/131 19980915 716/10 199809714 709/205 19980714 365/185.22
System and method for redundancy implementation in a semiconductor device Timing circuit and method for a compilable DRAM Semiconductor memory device having high speed data read operation Low power read circuity for a memory circuit based on charge redistribution between bitlines an Compilable block clear mechanism on per I/O basis for high-speed memory Dynamically-tunable memory controller Memory controller with programmable delay counter for tuning performance based on timing par Nonvolatile semiconductor memory device Memory device operable with a small-capacity buffer memory and having a flash memory Automated design of digital signal processing integrated circuit Controlling burst sequence in synchronous memories System and method for increasing performance in a compilable read-only memory (ROM) Memory compiler interface and methodology Way to compensate the effect of coupling between bitlines in a multi-port memories Architecture with multi-instance redundancy implementation Reduced latency row selection circuit and method for more modules with prior leading of ramp data Dynamically-tunable memory controller Herarchical sense amp and write driver circuity for compilable memory Self-timed clock circuity in a multi-bank memory instance using a common timing synchronizati. Data processor with variable bypes of cache memories and a controller for selecting a cache menory self-timed clock circuity in a multi-bank memory partitecture Memory characterization system Fast full signal differential output path circuit for high-speed memory Centrally decoded divided worthine (DWL) memory architecture Multi-port semiconductor memory device Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device Method and apparatus for rejection diagnostics after organ transplants Multi-compartment and acceptors computerized vending machine Nonvolatile semiconductor memory device Apparatus for rejection diagnostics after organ transplants	Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device Timing scheme for memory arrays Nonvolatile semiconductor memory device Data processor with variable types of cache memories Nonvolatile semiconductor memory device Memory having direct strap connection to power supply Framework for constructing shared documents that can be collaboratively accessed by multiple Nonvolatile semiconductor memory device Fast, dual ported cache controller for data processors in a packet switched cache coherent mult
6556490 6532174 6473356 6473356 6453434 6438670 6438670 6425016 6425016 6425016 6363020 636503 634174 622427 6222427 622427 6229901 6229901 6229901 6229901 6229901 6229901 6229618 6239618 6239618 6239618 6239618 6239618 6239618 6239618	US 5959894 A US 5949715 A US 5923610 A US 5917752 A US 5848432 A US 5808900 A US 5781732 A US 5781773 A US 5781773 A

US 5640349 A	Flash memory system	19970617 365/185.33
US 5634107 A	Data processor and method of processing data in parallel	19970527 711/111
US 555555 A	Apparatus which detects lines approximating an image by repeatedly narrowing an area of the in	19960910 382/104
US 5528552 A	Dynamic random access memory device with sense amplifiers serving as cache memory indepe	19960618 365/238.5
US 5493507 A	Digital circuit design assist system for designing hardware units and software units in a desired	19960220 703/14
US 5479374 A	Semiconductor memory device employing sense amplifier control circuit and word line control cir	19951226 365/233.5
US 5479184 A	Videotex terminal system using CRT display and binary-type LCD display	19951226 345/3.1
US 5452226 A	Rule structure for insertion of new elements in a circuit design synthesis procedure	19950919 716/18
US 5400267 A	Local in-device memory feature for electrically powered medical equipment	19950321 702/59
US 5399912 A	Hold-type latch circuit with increased margin in the feedback timing and a memory device using	19950321 327/94
US 5222029 A	Bitwise implementation mechanism for a circuit design synthesis procedure	19930622 716/18
US 5175707 A	Semiconductor memory device having a driving circuit provided in association with a high speed	19921229 365/230.06
US 5050091 A	Integrated electric design system with automatic constraint satisfaction	19910917 716/10
US 5046113 A	Method of and apparatus for detecting pattern defects by means of a plurality of inspecting units	19910903 382/147
US 4945495 A	Image memory write control apparatus and texture mapping apparatus	19900731 345/552
US 4875192 A	Semiconductor memory with an improved nibble mode arrangement	19891017 365/193
US 4845640 A	High-speed dual mode graphics memory	19890704 345/572
US 4803476 A	Video terminal for use in graphics and alphanumeric applications	19890207 345/545
US 4688182 A	Method and apparatus for generating a set of signals representing a curve	19870818 345/442
US 4686636 A	Method and apparatus for generating a set of signals representing a curve	19870811 345/442
US 4686634 A	Method and apparatus for generating a set of signals representing a curve	19870811 345/442
US 4686633 A	Method and apparatus for generating a set of signals representing a curve	19870811 345/442
US 4465349 A	Microfilm card and a microfilm reader with automatic stage positioning	19840814 353/25
US 4431007 A	Referenced real-time ultrasonic image display	19840214 600/440
US 4314331 A	Cache unit information replacement apparatus	19820202 711/133
US 4245304 A	Cache arrangement utilizing a split cycle mode of operation	19810113 711/122
US 4208716 A	Cache arrangement for performing simultaneous read/write operations	19800617 711/3
EP 647900 A1	Parameter storage space allocation.	19950412
US 7046561 B	Application specific integrated circuit chip has control block with defective memory register to stu	20060516
US 7035129 B	Read only memory instance for compilation by memory compiler, decodes source line segments	20060425
US 7031866 B	Memory compiler for multi-instance memory device, generates test and repair wrapper, to gener	20060418
US 20050060500 A	Memory compiler units accessing method for generating memory related design files, involves di	20050317
	Memory e.g. ROM characterization method, involves creating hierarchically-stitched parametric ı	20040518
	Timing synchronization method in memory instance, involves enabling address signals for subse	20010828
US 6249901 B	Automatic memory characterization for designing integrated circuit, involves simulating circuit ba	20010619
EP 191134 A	Display data encoding of signals representing curve - using parametric cubic polynomial functior	19860820
EP 175179 A	Signal generation method for points on curve - using compiler in form of Hermite cubic paramete	19860326

10/3/2006 Databases	US-PGPUB US-PGPUB US-PGPUB US-PGPUB US-PGPUB US-PGPUB	10/3/2006	Issue Date
Deepak Menta et al. EAST SEARCH Search String	(memory near2 compiler\$1) or (memory near2 instance\$1) 31 and (compiler with (characteriz\$3 or characterization)) 32 and (sampl\$3.CLM.) 32 and ("mux factor" or (column near2 multiplex\$3)) 32 and (memory with instance) 32 and (set or subset or combination) 32 and ("white box" or "balck box") 32 or 35 or 36	EAST SEARCH	Integrated circuit margin stress test system Nemory compiler redundancy System and method for testing a memory ROM with a partitioned source line architecture Building a wavecache Digital method and device for transmission with reduced crosstalk Ternary cam with software programmable cache policies Electronic camera that reduces processing time by performing different processes in parallel Method and device for transmission with reduced crosstalk SIMD processor and addressing method Data communications device, data communications system, document display method with Access method for a NAND flash memory chip, and corresponding NAND flash memory chip, Memory compiler with ultra low power feature and method of use Memory circuit and method of generating the same Tightly coupled and scalable memory and execution unit architecture Systems and methods for using metrics to control throttling and swapping in a message probata processor having cache memory General purpose memory compiler system and associated methods
Hits	8886 400 % 40 4		Results of search set S61 Document Kind Codes Title Document Kind Codes Title US 20060218455 A1 Integ US 20060218455 A1 Mem US 20060190208 A1 Syst US 20060179429 A1 Build US 20060171476 A1 Digit US 2006017143 A1 Tern US 2006017143 A1 Tern US 2006001756 A1 Data US 20060001756 A1 Data US 200501207532 A1 Acce US 2005014560 A1 Tight US 20050114560 A1 Tight US 20050114560 A1 Tight US 20050108398 A1 Syst US 20050108472 A1 Data

20050310 717/135 20050303 365/210 20050217 716/18 20041028 711/138 20041014 365/185.29 20041014 365/185.01 20040104 365/185.01 20040624 703/16 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040617 703/14 20040612 718/100 20040122 718/100 20040122 717/155 20031030 711/137 20031030 711/137 20030025 257/202 20030605 365/185.29 20030206 365/185.29 20030102 365/185.29	
Generation of software objects from a hardware description Reconfigurable memory arrays Design method for essentially digital systems and components thereof and essentially digital systems and components thereof and essentially digital systems and components thereof and essentially digital systems well of the service of tenany cam to implement software programmable cache policies Memory device Nonvolatile semiconductor memory device Semiconductor memory device Semiconductor memory device Nonvolatile semiconductor memory device Semiconductor memory device Memory module and method for operating a memory module in a data memory system Optimized execution of software objects generated from a hardware description Global analysis of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a hardware description Simulation of software objects generated from a pardware description Simulation of software objects generated from a pardware description Simulation of software objects generated from a pardware description Simulation of software objects generated from a pardware description Method for composing memory device, data communications system, document display method with Method and apparatus for rectifying a stereoscopic image Write-barrier maintenance in a garbage collector Semiconductor memory device Redundancy circuit and method for replacing defective memory cells in a flash memory device Nonvolatile semiconductor memory device Timing circuit and method for a comminable dean	Nonvolatile semiconductor mem System and method for redunds SRAM emulator SRAM emulator MEMORY DEVICE OPERABLE Streaming memory controller Method and system for distribut Processor with cache control Dynamically-tunable memory co Semiconductor memory device Data processor having cache m Nonvolatile semiconductor mem Memory management table proc System and method for providin
US 20050055675 A1 US 20050039156 A1 US 20050039156 A1 US 20040215893 A1 US 20040205202 A1 US 20040202020 A1 US 20040151038 A1 US 20040151038 A1 US 2004017167 A1 US 20040017167 A1 US 20030225740 A1 US 20030192013 A1 US 20030192013 A1 US 20030105772 A1 US 20030105772 A1 US 20030105772 A1 US 20030026139 A1 US 20030026139 A1 US 20030026139 A1	

Method of and apparatus for rectifying a stereoscopic image Nonvolatile semiconductor memory device Electrically-alterable non-volatile memory device Electrically-alterable non-volatile memory cell Electrically-alterable non-volatile memory cell Electrically-alterable non-volatile memory cell Electrically-alterable non-volatile memory conception article of manufacture and apparatus for performing automatic intermodule call link. Compilable address magnitude comparator for memory array self-testing Memory model for a run-time environment Memory compiler redundancy Memory determined source-biasing ascheme to reducing memory cell leakage Memory cource line architecture for ROM System and method for testing a memory Nonvolatile semiconductor memory device Multi-threaded garbage collector employing cascaded memory arrays of task identifiers to in Data communications device, data communications system, document display method with Methods and apparatuses for a ROM memory array having a virtually grounded line Methods and apparatuses for test circuitry for a dual-polarity non-volatile memory arrays Write-barrier maintenance in a garbage collector Semiconductor memory device having a resistance adjustment unit Sightly coupled and scalable memory and execution unit architecture Methods and apparatuses for a ROM memory array having twisted source or bit lines Methods and apparatuses for maintaining information stored in a non-volatile memory cell Independent sequencers in a DRAM control structure Nonvolatile semiconductor memory apparatus Methods and apparatuses for maintaining information Semiconductor memory devices Nonvolatile semiconductor memory apparatus Method and apparatus for facilitating process-compliant layout optimization System and method for volatile memory characterization System and method for memory characterization Semiconductor device having

US 6625712 B2	Memory management table producing method and memory device	20030923 711/202
US 6598190 B1	Memory device generator for generating memory devices with redundancy	20030722 714/711
US 6597629 B1	Built-in precision shutdown apparatus for effectuating self-referenced access timing scheme	20030722 365/233
US 6594177 B2	Redundancy circuit and method for replacing defective memory cells in a flash memory devi	20030715 365/185.11
US 6587927 B2	Data processor having cache memory	20030701 711/129
US 6587364 B1	System and method for increasing performance in a compilable read-only memory (ROM)	20030701 365/63
US 6584036 B2	SRAM emulator	20030624 365/233
US 6578129 B1	Optimized virtual memory management for dynamic data types	20030610 711/209
US 6563732 B2	Redundancy circuit and method for flash memory devices	20030513 365/185.09
US 6556490 B2	System and method for redundancy implementation in a semiconductor device	20030429 365/200
US 6538932 B2	Timing circuit and method for a compilable DRAM	20030325 365/194
6532174	Semiconductor memory device having high speed data read operation	
6473356	Low power read circuitry for a memory circuit based on charge redistribution between bitline:	
US 6466504 B1	Compilable block clear mechanism on per I/O basis for high-speed memory	20021015 365/218
US 6453434 B2	Dynamically-tunable memory controller	20020917 714/718
US 6438670 B1	Memory controller with programmable delay counter for tuning performance based on timing	20020820 711/167
6438036	Nonvolatile semiconductor memory device	20020820 365/185.22
US 6434658 B1	Memory device operable with a small-capacity buffer memory and having a flash memory	20020813 711/103
US 6425116 B1	Automated design of digital signal processing integrated circuit	20020723 716/18
US 6425062 B1	Controlling burst sequence in synchronous memories	20020723 711/167
US 6424556 B1	System and method for increasing performance in a compilable read-only memory (ROM)	20020723 365/63
	Memory compiler interface and methodology	20020611 703/24
US 6370078 B1	Way to compensate the effect of coupling between bitlines in a multi-port memories	20020409 365/230.05
US 6363020 B1	Architecture with multi-instance redundancy implementation	20020326 365/200
US 6356503 B1	Reduced latency row selection circuit and method	20020312 365/230.06
US 6348774 B1	Method for controlling several stepping motor modules with prior loading of ramp data	20020219 318/685
US 6334174 B1	Dynamically-tunable memory controller	20011225 711/167
US 6292427 B1	Hierarchical sense amp and write driver circuitry for compilable memory	20010918 365/230.03
US 6282131 B1	Self-timed clock circuitry in a multi-bank memory instance using a common timing synchron	
US 6275902 B1	Data processor with variable types of cache memories and a controller for selecting a cache	
US 6259629 B1	Nonvolatile semiconductor memory device	20010710 365/185.22
US 6249901 B1	Memory characterization system	
US 6249471 B1	Fast full signal differential output path circuit for high-speed memory	20010619 365/207
US 6236618 B1	Centrally decoded divided wordline (DWL) memory architecture	20010522 365/230.06
US 6233197 B1	Multi-port semiconductor memory and compiler having capacitance compensation	20010515 365/230.05
US 6216180 B1	Method and apparatus for a nonvolatile memory interface for burst read operations	20010410 710/35
US 6181600 B1	Nonvolatile semiconductor memory device	
US 6157576 A	Nonvolatile semiconductor memory device	20001205 365/185.29
6000522	Multi-compartment and acceptors computerized vending machine	19991214 194/217
US 5991200 A	Nonvolatile semiconductor memory device	19991123 365/185.18

19991026 19991019 19990907 19990713 19980629 19981208 19980714 19980714	t n 19970701 711/131 19970617 365/185.33 19970527 711/111 19960910 382/104 inc 19960618 365/238.5 si 19960220 703/14 atr 19951226 365/233.5 19951226 345/3.1 19950321 702/59 us 19950321 327/94 19930622 716/18	19910903 19910903 19900731 19890704 19890207 19870811 19870811 19870811 19840814 19840214 19840214 19840214 19840214 19840214
Apparatus for rejection diagnostics after organ transplants Method and apparatus for configurable memory emulation Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device Timing scheme for memory arrays Nonvolatile semiconductor memory device Data processor with variable types of cache memories Nonvolatile semiconductor memory device Memory having direct strap connection to power supply Framework for constructing shared documents that can be collaboratively accessed by multi Nonvolatile semiconductor memory device Fast dual ported cache controller for data processors in a packet switched cache coherent in	Fast, dual ported cache controller for data processors in a packet switched cache coherent in Flash memory system. Flash memory system Data processor and method of processing data in parallel Apparatus which detects lines approximating an image by repeatedly narrowing an area of th Dynamic random access memory device with sense amplifiers serving as cache memory inc Digital circuit design assist system for designing hardware units and software units in a desis Semiconductor memory device employing sense amplifier control circuit and word line control Videotex terminal system using CRT display and binary-type LCD display Rule structure for insertion of new elements in a circuit design synthesis procedure Local in-device memory feature for electrically powered medical equipment Hold-type latch circuit with increased margin in the feedback timing and a memory device us Bitwise implementation mechanism for a circuit design synthesis procedure	Integrated electric design system with automatic constraint satisfaction Method of and apparatus for detecting pattern defects by means of a plurality of inspecting use memory write control apparatus and texture mapping apparatus Semiconductor memory with an improved nibble mode arrangement High-speed dual mode graphics memory Video terminal for use in graphics and alphanumeric applications Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curve Method and apparatus for generating a set of signals representing a curv
	US 5644753 A US 5640349 A US 5634107 A US 555555 A US 5493507 A US 5479374 A US 5479374 A US 5479372 A US 5479372 A US 5479372 A US 545226 A US 545220 A US 545220 A	